

SPECIFICATION

Docket No. 00-SZ-106

5

TO ALL WHOM it may concern:

BE IT KNOWN that I, Gang Zha, a citizen of China, and I, Solomon Ng, a citizen
of Singapore residing in China, have invented new and useful improvements in a

10

CURRENT AMPLIFIER STRUCTURE

of which the following is a specification:

15

20

25

PRIORITY

Foreign Priority under Title 35, United States Code, Section 119, is claimed to Chinese Application 01104518.3, filed February 10, 2001, within 12 months prior
5 to the filing date of the instant application

BACKGROUND OF THE INVENTION:

1. TECHNICAL FIELD

10 The present invention relates generally to analog integrated circuits and more specifically to current amplification including voltage-to-current conversion and current amplification.

152. Discussion of the Prior Art

While there are many standard circuits available for voltage amplification, current amplification circuits are uncommon. In a typical current amplifier, amplification is achieved through the use of a current mirror with different emitter areas for each
20 transistor and different emitter resistors. At large values of gain, precise matching of emitter areas and resistance becomes critical.

Referring to **Figure 1**, the classical manner of amplifying the current is shown. The current amplifier of **Figure 1** includes current source I1, transistors Q1, Q2,
25 and resistive elements R1, R2. The transistors labeled Q1 and Q2 have differing emitter areas of 1 unit and 2 units, respectively. In all other aspects transistors

Q1 and Q2 are identical. Because of the difference in emitter areas, the saturation current out of Q2 will be twice that of Q1; $I_{S2} = 2 \cdot I_{S1}$.

The voltage between the base and ground is given by:

$$V_b = I_1 R_1 + V_T \ln(I_1 / I_{s1}) \quad (1)$$

Vb may also be found as:

$$V_b = I_2 \cdot R_2 + V_T \cdot \ln(I_2/I_{s2}) \quad (2)$$

Equating (1) and (2), we have:

$$I_1 \cdot R_1 + V_T \cdot \ln(I_1/I_{s1}) = I_2 \cdot R_2 + V_T \cdot \ln(I_2/I_{s2}) \quad (3)$$

with $R1 = 2 \cdot R2$, and $I_{s2} = 2 \cdot I_{s1}$

Equation (3) has the solution $I_2 = 2 \cdot I_1$, and so the output current is twice the input current. This output gain is determined by the choice of resistive elements R_1 and R_2 , in conjunction with the difference in emitter areas.

This circuit has several drawbacks. For large values of current gain, the resistive elements R1 and R2 and the emitter elements of transistors Q1 and Q2 must be matched very accurately, as can be seen by inspection of equation (3). A further drawback of this circuit is that the values of gain that may be produced are limited to the relative values of the resistors and the emitter areas. This gain value is restricted to integer values.

25 A circuit with a simple structure, accepting either a current source or voltage source as an input, and producing identical current outputs could be used to



Abstract

SUMMARY OF THE INVENTION

It is an object of the invention to provide a current amplifier circuit structure having a simple structure, thereby making it suitable for use as a standardized
5 current amplifier circuit cell.

It is further an object of the invention that such a current amplifier circuit structure be able to accept either an input current source or an input voltage source.

10 It is yet another object of the invention that the current amplifier circuit structure be easily adaptable to a variety of applications, such as those applications requiring current amplification with precisely controllable gain characteristics and those applications calling for voltage-to-current conversion.

15 Therefore, according to the structure of the present invention, a simple integrated circuit is used to amplify the input signal. The integrated circuit consists of an amplifier cell, which may be used as a building block in many circuit configurations, including a variable gain current amplifier, and a AC or DC voltage-to-current converter. The basic amplifier cell consists of several
20 functional elements, including an input stage, a current mirror stage, and an output stage. The input stage and current mirror stage allow the input signal to be duplicated while isolating the input signal. This duplicated signal is used as input to the output stage. The output stage uses a current mirror to produce two identical output currents, one suitable for feedback or other purposes, at
25 corresponding output terminals. These output currents may then be used to produce current amplification or voltage-to-current

conversion through the judicious use of one or more resistive elements coupled to these output terminals.

Current amplification is enabled through the use of resistive elements that determine the output gain of the amplifier. The gain may be real-valued and may be accurately determined by appropriate selection of the resistive elements. In an exemplary embodiment, a first resistive element is placed in a feedback connection between the first output current and the negative input terminal. A second resistive element is coupled between the first output terminal and ground.

The value of these resistive elements determines the amount of current amplification at the output of the final stage.

AC or DC voltage-to-current conversion may also be performed using the simple current amplification cell by using a voltage differential pair as input to the cell.

The output current is determined using a resistive element. In an exemplary embodiment of the present invention, voltage-to-current conversion is enabled by presenting a voltage signal between the two terminals of the input stage. This input voltage signal produces an identical voltage at the input to the output stage through the action of the current mirror. Through the action of the current mirror in the output stage, the identical output currents are present at the two output terminals. By placing a resistive element at the node between the first output terminal and ground, the output current from the second terminal is found to be proportional to the input voltage. The resistive element determines the value of the output current.

This circuit is able to source or sink current, and thus is capable of providing AC or DC voltage-to-current conversion.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the claims. The invention itself, however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

10 **Figure 1** is an example of current amplification, according to the prior art.

Figure 1A is an example of voltage-to-current conversion, according to the prior art.

15 **Figure 2** shows the circuit structure of a current amplifier cell, according to the present invention.

Figure 3 shows a current amplification cell with two input terminals and two output terminals, according to the present invention.

20

Figure 4 shows a block diagram of an application containing the current amplification cell that performs variable gain current amplification, according to the present invention.

25 **Figure 5** shows the circuit structure of an application that performs current amplification, according to the present invention.

Figure 6 shows a block diagram of an application containing the current amplification cell that performs voltage-to-current conversion, according to the present invention.

- 5 **Figure 7** shows the circuit structure of an application that performs voltage-to-current conversion, according to the present invention.

2007-01-03 10:00:00

DESCRIPTION OF THE INVENTION

The current amplification cell of the present invention produces identical output
5 currents when a one-terminal or two-terminal input signal is applied thereto.

Referring now to **Figure 2**, the current amplifier cell 10 for creating identical
output currents in accordance with the present invention is shown. Current
amplifier cell 10 contains the following elements: n-p-n/p-n-p transistors Q1, Q2,
Q3, Q4, Q5, and Q6, capacitive element C1, and current sources I1, I2, and I3.

10 A constant current I1 is coupled to both emitters of transistors Q1 and Q2. The
other terminal of current I1 is coupled to a constant supply voltage Vss.
Transistors Q1 and Q2 are coupled as a differential pair input stage as shown.

The base of transistor Q1 is coupled to the positive input terminal, while the base
of transistor Q2 is coupled to the negative input terminal. The collector of Q1
15 is coupled to the collector of Q3 in the Q3-Q4 current mirror. The collector of Q2
is coupled to the collector of Q4 in the Q3-Q4 current mirror. The

base of the Q3 transistor is coupled to the base of the Q4 transistor, and the
base of Q4 transistor is also coupled to the Q4 collector. The Q3 emitter is
coupled to the Q4 emitter as shown. The emitter of transistor Q4 is coupled to

20 the emitters of transistors Q5 and Q6 in the output stage. The collector of
transistor Q3 is coupled to the base of transistor Q5 and also to the base of
transistor Q6. Further, the collector of transistor Q3 is coupled to capacitive
element C1. Capacitive element C1 is terminated in ground. The output of the

current source I2 is coupled to the collector of transistor Q5. The output of the
25 current source I3 is coupled to the collector of transistor Q6. Both current source
I2 and current source I3 are terminated in the constant supply voltage Vss. A
first output O1 is taken from the connection between current source I2 and the

collector of transistor Q5. A second output O2 is taken from the connection between current source I3 and the collector of transistor Q6.

The current amplifier cell 10 produces identical output currents at output terminals O1 and O2. The theory of operation of current amplifier cell 10 will now be described. A signal is applied between the positive and negative input terminals of the cell. Through the action of the differential pair Q1-Q2 and the Q3-Q4 current mirror, identical output currents will be present at the collectors of Q3 and Q4. The Q3-Q4 current mirror serves to isolate variations in the input signal and produce a stable signal to the output stage. The output stage also contains a current mirror; in this case, the Q5-Q6 current mirror. The emitters of transistors Q5 and Q6 are coupled to the constant supply voltage Vcc, and the bases of transistors Q5 and Q6 receive the same input current. Therefore, through the use of identical current sources I2 and I3, the outputs O1 and O2 both receive the same current. Either O1 or O2 may be used for feedback, which can improve the accuracy of the output signal.

Referring now to **Figure 3**, the input and output terminals for a current amplifier cell 10 are shown. As described above, the input signal is applied between the positive terminal and the negative terminal. The identical output currents are available at terminals O1 and O2. In this configuration, the current amplifier cell 10 may be used as a building block in many applications.

Referring now to **Figure 4**, an application using the current amplifier cell 10 is shown. The application performs current amplification. The positive input terminal is coupled to ground. The negative input terminal is coupled to an input source I_{in}, which is terminated in ground. The second output terminal O2 is

coupled through resistive element R1 to the negative input terminal in a feedback connection. The second output terminal O2 is also coupled to ground through resistive element R2. Through the action of the current amplifier cell 10 and the feedback connection, the output current is given by

5
$$IO1 = I_{in} \cdot (1.0 + R1/R2).$$

This simple feedback circuit is able to produce arbitrary values of current gain with good accuracy.

Referring now to **Figure 5**, a circuit that performs current amplification in accordance with an embodiment of the present invention is shown. The circuit comprises n-p-n/p-n-p transistors Q1, Q2, Q3, Q4, Q5, and Q6, capacitive element C1, current sources I1, I2, and I3, input current source I_{in}, and resistive elements R1 and R2. A constant current I1 is coupled to both emitters of transistors Q1 and Q2. The other terminal of the current I1 is coupled to a constant supply voltage V_{ss}. Transistors Q1 and Q2 are coupled as a differential pair input as shown. The base of transistor Q1 is coupled to the positive input terminal, which terminates in ground. The base of transistor Q2 is coupled to the negative input terminal, which is coupled to an input current source, I_{in}. The input current source, I_{in}, is terminated in ground. The collector of Q1 is coupled to the collector of Q3 in the Q3-Q4 current mirror. The collector of Q2 is coupled to the collector of Q4 in the Q3-Q4 current mirror. The base of the Q3 transistor is coupled to the base of the Q4 transistor, and the base of Q4 transistor is also coupled to the Q4 collector. The Q3 emitter is coupled to the Q4 emitter as shown. The emitter of transistor Q4 is coupled to the emitters of transistors Q5 and Q6 in the output stage. The collector of transistor Q3 is coupled to the base of transistor Q5 and also to the base of transistor Q6. Further, the collector of transistor Q3 is coupled to capacitive element C1.

Capacitive element C1 is terminated in ground. The output of the current source I2 is coupled to the collector of transistor Q5. The output of the current source I3 is coupled to the collector of transistor Q6. Both current source I2 and current source I3 are terminated in the constant supply voltage Vss. Both resistive elements, R1 and R2, are coupled to the collector of transistor Q5. Resistive element R2 is coupled to ground, while resistive element R1 is attached in a feedback connection to the base of transistor Q2.

This current amplification system operates correctly because the current out of the collector of transistor Q5 is the same as the current out of the collector of transistor Q5. The input current, I_{in} , is coupled to the base of transistor Q2. Since both resistive elements R1 and R2 are coupled to ground, the voltage potential must be the same across R1 and R2. Since the base of transistor Q1 is grounded, the input current I_{in} flows entirely through the resistive element R1. And so, $I_{R1} = I_{in}$. Therefore, $I_{in} \cdot R1 = I_{R2} \cdot R2$, so that $I_{R2} = I_{in} \cdot R1 / R2$. The output current is: $I_{O1} = I_{R1} + I_{R2} = I_{in} \cdot (1 + R1 / R2)$.

It is noted that in addition to resistors R1, R2, resistive elements may include transistors, operational amplifiers, etc., or other elements or combination of elements that provide the desired resistive characteristics.

This output current result was obtained because O1 and O2 are equal. This is due to the action of the output stage. Through the action of the differential pair Q1-Q2, identical output currents will be present at the collectors of Q3 and Q4. The Q3-Q4 current mirror serves to isolate variations in the input signal and produce a stable signal to the output stage. The output stage also contains a current mirror; in this case, the Q5-Q6 current mirror. The emitters of transistors

Q5 and Q6 are coupled to the constant supply voltage V_{cc} , and the bases of transistors Q5 and Q6 receive the same input voltage. Therefore, through the use of identical current sources I2 and I3, the outputs O1 and O2 both receive the same current.

5

Referring now to **Figure 6**, a voltage-to-current conversion application using the current amplifier cell 10 is shown. A voltage V_i is coupled to the positive input terminal of current amplifier cell 10 as shown. The output O2 of current amplifier cell 10 is coupled to a resistive element R and also coupled to the negative input terminal of the current amplifier cell 10. The other terminal of resistive element R is coupled to ground. Due to the action of the current amplifier cell 10, the output current through O1 is V_i/R . Thus, the output current magnitude is controlled by the input potential voltage V_i and resistive element R.

10

15

In a typical voltage-to-current converter, conversion is achieved through the use of a current mirror and a feedback circuit. Referring now to **Figure 1A**, the classical technique for performing voltage-to-current conversion is shown. The voltage-to-current converter of **Figure 1A** includes an input voltage V_i , operational amplifier OA, transistors Q1, Q2 and Q3, and a resistive element R1.

20

The voltage, V_i , is coupled to the positive input terminal of the operational amplifier, while the operational amplifier output is coupled to the control terminal of transistor Q1. The first terminal of transistor Q1 is coupled to the negative input terminal of the operational amplifier OA and the resistive element R1. The other terminal of resistive element R1 is coupled to ground. The second terminal of transistor Q1 is attached to the first terminal of transistor Q2. The output current is taken from the first terminal of transistor Q3, while the second terminal of transistors Q2 and Q3 are coupled to a constant supply voltage V_{cc} . The

25

control terminals of transistors Q2 and Q3 are coupled, and the control terminal of transistor Q2 is also coupled to the first terminal of transistor Q2.

The current through R1 is $I_{R1} = V_i/R1$.

- 5 This current is equal to I_0 due to the action of the Q2-Q3 current mirror. So, $I_0 = I_{R1} = V_i/R1$. This arrangement only works for a DC input signal. If the input is AC, then this circuit will be unable to sink current.

Referring to **Figure 7**, a circuit that performs AC or DC voltage-to-current conversion, in accordance with the present invention is shown. The circuit comprises n-p-n/p-n-p transistors Q1, Q2, Q3, Q4, Q5, and Q6, capacitive element C1, and current sources I1, I2, and I3. A constant current I1 is coupled to both emitters of transistors Q1 and Q2. The other terminal of the current I1 is coupled to a constant supply voltage Vss. Transistors Q1 and Q2 are coupled as a differential pair input as shown. The base of transistor Q1 is coupled to an input voltage V_i , which is terminated in ground. The base of transistor Q2 is coupled to resistive element R, which is coupled to ground. The base of transistor Q2 is also coupled to the collector of transistor Q5 and the output of current source I2. The collector of Q1 is coupled to the collector of Q3 in the Q3-Q4 current mirror. The collector of Q2 is coupled to the collector of Q4 in the Q3-Q4 current mirror. The base of the Q3 transistor is coupled to the base of the Q4 transistor, and the base of Q4 transistor is also coupled to the Q4 collector. The Q3 emitter is coupled to the Q4 emitter as shown. The emitter of transistor Q4 is coupled to the emitters of transistors Q5 and Q6 in the output stage. The collector of transistor Q3 is coupled to the base of transistor Q5 and also to the base of transistor Q6. Further, the collector of transistor Q3 is coupled to capacitive element C1. Capacitive element C1 is terminated in ground. The

10
15
20
25

output of the current source I2 is coupled to the collector of transistor Q5. The output of the current source I3 is coupled to the collector of transistor Q6. Both current source I2 and current source I3 are terminated in the constant supply voltage Vss.

5

This circuit produces an output current that is proportional to the input voltage. The constant of proportionality is the value of the resistive element R. The feedback connection between the collector of transistor Q5 and the negative input of the differential pair Q1-Q2 causes the voltage potential at the base of transistor Q2 to be the same as the input voltage potential V_i . Thus, the current through resistive element R is V_i/R . The current out of the collector of transistor Q5 is the same as the current out of the collector of transistor Q6. And so, the output current I_{O1} is given by V_i/R . It is noted that in addition to resistor R, resistive element R may include transistors, operational amplifiers, etc., or other elements or combination of elements that provide the desired resistive characteristic.

10

15

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. For example, one of ordinary skill in the art will recognize that p-n-p transistors may be substituted for the n-p-n transistor configurations described above, with minor circuit modification, without departing from the spirit and scope of the invention.

20

25

What is claimed is: